Network on Chip

Sadra Ghavami, Student, University of Tehran

[[1]](#footnote-1)

***Abstract*—** **This project involves design and implementation of a 4 by 4 network on chip(NOC) using Verilog.**

***Index Terms*— Network on-chip, Buffer unit, Switch, Packet, Flit, Node, Router, Verilog, Verification**


# I. INTRODUCTION

Network on chip (NOC) is a trending topic that enables the connection of multiple processing units on a single chip. NOC comprises switches and nodes; nodes represent processing units, and routers are modules responsible for finding a path between two nodes and transporting packets between them. In this computer assignment, we aim to design and implement a 4x4 NOC using Verilog. The topology of the NOC is mesh, and the routing algorithm employed is X-Y. In the following paragraphs, we will design different parts of this NOC.

.

# II. Buffer Unit


Each router has 5 buffer units for five different directions: local, west, north, east, and south. The responsibility of a buffer unit is to save data in a first-in-first-out (FIFO) memory when other units try to transport data to them. In a NOC, each piece of data is divided into packets, and each packet is further split into flits. There are three types of flits: header flit, payload flit, and tail flit. Each flit is 18 bits long, containing 16 bits of data and two bits that indicate the flit type. The header flit is the first flit and contains information such as the destination node ID, source node ID, and packet number. This information is useful for finding a path between the source and destination. The tail flit contains 16 bits of data and is the last flit of the packet. Figure 1 shows the structure of different types of flit.




**Fig 1.** Structure of flit

## A. FIFO

FIFO is a type of memory that writes data in order and, when you attempt to read data, gives you the first data that was written in the memory. To implement this, we need a memory that allows you to write data at any address. Two pointers are necessary: one for the write address and one for the read address of the memory. When you write data to the FIFO, it is written to the address indicated by the write pointer, and the pointer is incremented. Conversely, each attempt to read data leads to reading from the read pointer address and incrementing this pointer. Whenever the two pointers indicate the same address, it means that the FIFO is either full or empty, depending on the last operation. If you write something to the FIFO and the two pointers become equal, it means that the FIFO is full. In contrast, any attempt to read data that leads to the equality of the two pointers indicates that the FIFO is empty. Therefore, it is necessary to save the last operation in a register to be capable of issuing full and empty flags. Figure 2 illustrates the RTL design of a FIFO.




**Fig 2.** FIFO RTL design

After implementing the FIFO in Verilog, a testbench was developed to verify its functionality. In this testbench, we first save 64 random data values in the FIFO, then read the data one by one to check if the values are the same. Figure 3 shows the testbench results. 


**Fig 3.** FIFO testbench result

## B. Buffer Unit Controller

The buffer unit is responsible for buffering input packets and sending them to one of the neighboring routers. Therefore, a controller is designed to handle handshaking with other buffer units. Figure 4 illustrates the state diagram of the controller. It has three main parts. The first three states are dedicated to receiving a packet and buffering it in the FIFO. The fourth state is for requesting a port, and the state machine does not leave this state until it receives the grant. Finally, in the last three states, the controller attempts to transport the packet to the target buffer unit. The handshaking algorithm is based on sending a request and receiving an acknowledgment. Figure 5 shows the handshaking algorithm.




**Fig 4.** Buffer Unit Controller State diagram



**Fig 5.** Buffer units handshaking

## C. Buffer Unit Top Module


In the top module, the FIFO and control unit are connected to each other. Additionally, a register is added to store the destination of the packet. This is achieved using the 'load\_dest' signal, which is generated by the controller whenever the header flit arrives. The RTL view of the buffer unit top module is shown in Figure 6.



**Fig 6.** RTL view of the buffer unit


# III. Node

After implementing the buffer unit in Verilog, it is necessary to verify this module. To achieve this, we need to write a behavioral node in Verilog that mimics the functionality of a processing unit in a NOC. This unit consists of two initial statements in Verilog. One statement is responsible for generating packets and sending them to the local buffer unit, while the other statement is prepared to receive incoming packets. The number of generated packets can be controlled using a parameter. Additionally, the node ID should be specified by another parameter. Figure 7 shows a schematic of the node.



**Fig 7.** Schematic of node

After implementing the node, we connect two nodes to either side of a buffer unit and issue the grant port signal whenever the buffer unit activates the request port signal. We expect the packets to be generated by one node, buffered in the buffer unit, and then sent to the second node, which receives the packet. Figure 8 shows the simulation results. Each node, after generating a packet, prints some information about the packet. This information includes the generator node ID, packet number, source ID, destination ID, time of injection, and packet value. Similarly, after receiving a packet, the node prints the exact same information about the packet. As shown, three packets injected by node 0 were received by node 1. Moreover, all destinations were registered correctly.




**Fig 8.** Buffer unit simulation result

# IV. Switching


## A. Routing Unit

As discussed in previous sections, every buffer unit registers the packet's destination node ID. Therefore, a module is needed to find the proper output port for every packet. This unit uses the 'X-Y' algorithm to route packets. According to this algorithm, each packet first travels horizontally to match the packet's x-coordinate with the destination node's x-coordinate. Then, it travels vertically to reach the router connected to the target node. The algorithm for this unit, implemented in Verilog, is shown in Figure 9.




**Fig 9.** Routing algorithm in Verilog

All buffer unit destinations are sent to a module called the routing unit, which generates the proper output channel for each of them. We developed a testbench in Verilog to verify this module. The testbench results are illustrated in Figure 10.



**Fig 10.** Routing unit testbench result




**Fig 11.** Routing unit schematic

## B. Switch Allocator

The switch allocator is a module that allocates the output port to one of the buffer units that claim the port by issuing a request port signal. Each output port has its own switch allocator, which decides which buffer unit can access the output port. Figure 12 shows the RTL view of the switch allocator unit. As illustrated, all buffer units' request port signals are sent to this module. The module compares the route of each buffer unit, generated by the routing unit, with the output channel ID. If the route and channel ID match, the module checks whether the request port signal is on or off using an 'AND' gate and a comparator.


However, as mentioned in previous sections, the local buffer unit has the highest priority, followed by west, north, east, and south in descending order of priority. This means that if one buffer unit is granted the port, another buffer unit with lower priority cannot grant the output port. The priority is implemented using inverters and larger 'AND' gates. The inverted grant signal of a buffer unit is sent to the 'AND' gates of buffer units with lower priority to prevent their outputs from becoming high.



**Fig 12.** RTL view of switch allocator


Additionally, registers are needed to prevent collisions between two buffer units. For example, assume a buffer unit is granted the port and is sending flits. Meanwhile, another buffer unit with higher priority attempts to grant the port by issuing the request port signal. In such a situation, the switch allocator should maintain the previous state of the grant signals until the first buffer unit finishes its job and deactivates its request port signal. Therefore, registers are necessary to prevent conflicts.

To generate load signals for the registers, a unit called the 'Port Occupation Checker' is developed. The RTL view of this module is shown in Figure 13. It issues the load signal if none of the grant signals are active or if the buffer unit that grants the port deactivates the request port signal.



**Fig 13.** RTL view of port occupation checker


After implementing this unit in Verilog, a testbench was developed to verify the switch allocator module. In this testbench, all request ports are issued simultaneously. After a while, the local request port, which has the highest priority, is deactivated, allowing the other buffer units to grant the port. The other buffer units then deactivate their request ports sequentially. Figure 14 shows the results of this testbench.



**Fig 14.** Testbench result of switch allocator

## C. Switch Port

In a router, a switch unit is necessary to connect each buffer unit to its target output channel. The computer assignment requires us to design a single unit to handle all switching activities. However, our design differs; we use a switch unit for each output channel. All buffer units send their signals to each port switch, which then decides which signal should be selected for the output. The operations of switching and selecting data are implemented using multiplexers, demultiplexers, and the switch allocator discussed in the previous section. Figure 15 illustrates the RTL design of the port switch unit.




**Fig 15.** RTL view of switch port unit

As you know, there is only one grant signal for each buffer unit, but there are 5 switch allocators that generate 5 grant signals for each buffer unit. If any one of these five signals is on, then the grant signal for the related buffer unit should become active. To achieve this, a 5-input 'OR' gate can be used for each buffer unit to create the grant signal.

However, in our design, we use multiple 2-input 'OR' gates within the port switch unit to logically combine the input grant signals and the generated grant signals to create the output grant signals. By connecting the output grant signals of one port switch to the input grant signals of the next port switch, we ensure that, at the output of the last switch, we have the grant signals for each buffer unit.


Finally, for verification, a testbench was developed in Verilog similar to the testbench for the switch allocator, with some additional components. All buffer units activate the request port simultaneously. After granting the port one by one, they send data using the dedicated channel. Figure 16 shows the results of the testbench. As shown, the buffer units grant the port one by one, and all sent data and received data are the same.



**Fig 16.** Result of switch port testbench


V. Router

After implementing and verifying all the previous parts, we can now connect all these modules together to create a router. Figure 17 illustrates the design of a router.



**Fig 17.** Design of router unit

Now we need to test the router. To achieve this, a testbench should be developed. In this testbench, we connect 5 nodes, developed in Section 3, to a router. Each node generates 2 packets for random destinations, and the router is responsible for routing the packets. The router ID is 6, and the node IDs are 2, 5, 6, 7, and 10, which correspond to the actual router numbers surrounding router 6 in a 4x4 NOC. The result of this testbench is shown in Figure 18. As shown, all packets have been routed correctly based on the 'X-Y' algorithm. For instance, the first packet is generated by node 6 and is scheduled to be sent to node 9. Since node 9 is located west of node 6 in a 4x4 NOC, the packet should be sent to the west output channel and received by node 5. The result matches our expectations exactly.




**Fig 18.** Router testbench result

VI. 4x4 Network on-Chip

## A. Design

To design a 4x4 NOC, it is necessary to connect 16 routers together both horizontally and vertically. Each router has a node connected to the local channel, and the four other channels are used for cascading routers together. Figure 19 shows the design of a 4x4 NOC.



**Fig 19.** 4x4 NOC design

To implement this connection in Verilog, a generate statement should be utilized. The most important point in connecting the ports is that the output channel of one router should be connected to the input channel of the neighboring router. For example, the 'data\_in' port of the west channel of router number 6 should be connected to the 'data\_out' port of the east channel of router number 5.

## B. One Injection Verification


After developing the 4x4 NOC in Verilog, we need to test its functionality under different scenarios. First, we created a testbench to inject a single packet to a random destination and check whether it reaches the target node correctly. This is possible due to the packet number parameter embedded in the node Verilog code. If this number is zero or negative, the node does not generate any packets. We subtract each router ID from 14 and use this as the node parameter. In this configuration, only node 15 generates a packet while the other nodes wait for packets to arrive. Figure 20 shows the testbench results, demonstrating that the packets arrived at the correct node.




**Fig 20.** One injection testbench result

## C. One Injection per Node Verification

In this scenario, each node generates only one packet for a random destination. Figure 21 shows the injected packets, and Figure 22 illustrates the information about the received packets. We can see that each packet arrived at the correct node, but at different times, and the order of packet generation does not correspond to the order of reception. For example, node 0 generates a packet for node 3, which is located at the end of the row. Interestingly, node 7 also generates a packet for node 3, which is located directly above node 7, at the same time. The results show that the packet generated by node 7 arrived at node 3 at 510 ns, while the packet generated by node 0 arrived at 910 ns. This trend is consistent for all sent packets.




**Fig 21.** Injected packets information




**Fig 22.** Received packets information

## D. Two Injection per Node Verification


In this scenario, each node generates two packets. However, verification becomes more difficult because the total number of packets reaches 32, making it challenging to manually check whether each packet arrived at the correct node. Figures 23, 24, 25, and 26 show the results.




**Fig 23.** First group of packets injected at 150 ns



**Fig 24.** second group of packets injected at 150 ns



**Fig 25.** Packets arrived in destinations in different times



**Fig 26.** Packets arrived in destinations in different times

VII. Uploaded Files Description

The uploaded files include two folders and a report file. If any part of the report contains unclear design pictures or lacks detail, you can refer to the Visio and PDF files located in the "Illustrations" folder, which contain detailed designs. Additionally, all Verilog files are located in the "Verilog Codes" folder, organized into separate subfolders. Finally, the Word version of the report may contains more details than the Pdf version.

IIX. Conclusion

In this computer assignment, we learned about the concept of network on-chip (NOC) and implemented a simple version of NOC using Verilog. Additionally, we verified each module of the design by developing testbenches. Finally, we verified a 4x4 NOC under different scenarios and can confidently claim that the NOC is working correctly.

1. online at http://ieeexplore.ieee.org [↑](#footnote-ref-1)